jeras/rp8
RISC processor 8bit (AVR ISA), RTL based on 'navre'
Public GitHub Catalog
Discovered Oct 2, 2026
jeras / CA-equivalence
brute-force rule equivalence search
About this discovery
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
#25271454GitHub System ID
jerasOrganization / User
PublicVisibility
ActiveCatalog Status
More from jeras
jeras/riscv_asm_sv
RISC-V assembler/dis-assembler written in SystemVerilog
jeras/rv32_1stage_sv
improvized rv32_1stage translation from Chisel to SystemVerilog
jeras/three.js
Displaying 2D CA (quad) preimage network