ineganov/cpu_4
Enhanced 5-stage CPU core with several HW implementations
Public GitHub Catalog
Discovered Sep 28, 2026
ineganov / sdram_controller
A simplistic SDRAM-controller
About this discovery
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
#11684045GitHub System ID
ineganovOrganization / User
PublicVisibility
ActiveCatalog Status
More from ineganov
ineganov/cpu_ss
7-stage CPU core with MMU and Exceptions
ineganov/cpu_3
a simple testbench
ineganov/fpu_mul
Floating point multiplication