ineganov/sdram_controller
A simplistic SDRAM-controller
a simple testbench
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
A simplistic SDRAM-controller
Enhanced 5-stage CPU core with several HW implementations
7-stage CPU core with MMU and Exceptions
Floating point multiplication