SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
↑ +1 today
chipsalliance
4 tracked repositories
☆ 1.1K TOTAL STARS
⑂ 380 TOTAL FORKS
↗ +13 STARS TODAY
★ Add Profile Badge to your GitHub README.md
Auto-UpdatingShowcase your total open-source impact. This SVG badge updates automatically as our continuous crawler records new stars.
[](https://githubrepo.cloud/developers/chipsalliance)Repositories
Sorted by stars
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
↑ +1 today
Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
↑ +1 today
HW Design Collateral for Caliptra RoT IP
↑ +1 today
From our network