stacksmith/FemtoForth
A forth-like system using 8-bit tokens decoded via a Sliding Window decoder.
FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
A forth-like system using 8-bit tokens decoded via a Sliding Window decoder.
A small footprint editor for gEDA PCB
This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
sliding-cpu