stacksmith/xilinx-makefile
A minimal makefile build environment for Xilinx FPGAs
This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
Public repository record indexed from GitHub. Explore verified star velocity metrics, source code repositories, and curated developer tool directories across the GitHubRepo ecosystem.
A minimal makefile build environment for Xilinx FPGAs
Assembler/emulator for J1 CPU, a stack machine FPGA processor, in Common Lisp
An extension to lispbuilder-sdl for creating vector-based games
My own version of the @JamesBowman's Gameduino file repository