russdill/bch_verilog
Verilog based BCH encoder/decoder
Public GitHub Catalog
Discovered Sep 25, 2026
russdill / darter
SPICE based IBIS simulation
About this discovery
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
#3462041GitHub System ID
russdillOrganization / User
PublicVisibility
ActiveCatalog Status
More from russdill
russdill/jvpn
Perl script to connect to the Juniper VPN with Host Checker enabled
russdill/ncsvc-socks-wrapper
wrapper for socksification of Juniper VPN
russdill/lwip
A Lightweight TCP/IP stack