oetr/asip-dsl
A domain-specific language for making ASIPs that will be converted into VHDL code for subsequently running them on FPGAs
Public GitHub Catalog
Discovered Sep 24, 2026
oetr / My-first-r-d-project
Utility-based agent in a grid world.
About this discovery
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
#1550635GitHub System ID
oetrOrganization / User
PublicVisibility
ActiveCatalog Status
More from oetr
oetr/AoW
Algorithm of the week
oetr/FPGA-I2C-Minion
A simple I2C minion in VHDL
oetr/racket-processor
Racket VM on FPGAs