maltanar/axi-in-chisel
Examples for creating AXI-interfaced peripherals in Chisel
A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
Examples for creating AXI-interfaced peripherals in Chisel
Utilities for transferring large files into the ZedBoard over ethernet for bare-bones projects
Source code that accompanies the paper "An Energy Efficient Column-Major Backend for FPGA SpMV Accelerators"
A sandbox for experimenting with the Sodor educational cores from UC Berkeley. See https://github.com/ucb-bar/riscv-sodor