jia1546/newDesign
implement a digital clock with Verilog HDL and Xilinx FPGA
Public GitHub Catalog
Discovered Sep 25, 2026
jia1546 / dictionary
dictionary using hashtable
About this discovery
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
#2854984GitHub System ID
jia1546Organization / User
PublicVisibility
ActiveCatalog Status
More from jia1546
jia1546/content-extraction
extract text content from doc, docx, pdf, rtf, txt. and html files
jia1546/PageRank
PageRank on undirected and weighted graph
jia1546/DFS
basic traversal algorithm in graph