jia1546/newDesign
implement a digital clock with Verilog HDL and Xilinx FPGA
Public GitHub Catalog
Discovered Sep 25, 2026
jia1546 / PageRank
PageRank on undirected and weighted graph
About this discovery
Public repository record indexed from GitHub. Explore verified star velocity metrics, source code repositories, and curated developer tool directories across the GitHubRepo ecosystem.
#3615738GitHub System ID
jia1546Organization / User
PublicVisibility
ActiveCatalog Status
More from jia1546
jia1546/content-extraction
extract text content from doc, docx, pdf, rtf, txt. and html files
jia1546/dictionary
dictionary using hashtable
jia1546/DFS
basic traversal algorithm in graph