stiggy87/migen
A Python toolbox for building complex digital hardware
Public GitHub Catalog
Discovered Sep 26, 2026
stiggy87 / source_to_inst
This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in their design.
About this discovery
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
#6411878GitHub System ID
stiggy87Organization / User
PublicVisibility
ActiveCatalog Status
More from stiggy87
stiggy87/adept_tcl
TCL package written to handle the some of the file export capabilities found in Jim Wu's ADEPT software (https://sites.google.com/site/adepthome/home).
stiggy87/pfSenseZ
pfSense ported to the Zedboard (can be adapted to work on any Zynq chip)
stiggy87/ZynqBTC
A Bitcoin miner for the Zynq chip utilizing the Zedboard.