pbing/USB
FPGA USB 1.1 Low-Speed Implementation
AES implementation in Common Lisp
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
FPGA USB 1.1 Low-Speed Implementation
Forth CPU J1 in SystemVerilog
DES/DES3 implementation in Common Lisp
DCF77 Receiver with USB interface in written in SystemVerilog