emeb/bcc_sdr
SDR daughtercard for BCC S6 FPGA board
User space code to access the BCC S6 FPGA card for the Beaglebone
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
SDR daughtercard for BCC S6 FPGA board
Hardware design files for the BCC S6
Experimental project to try out some SDR ideas on an STM32F303
Source files for Blank Canvas Cape hardware design