# eduardohenriquearnold/myCPU

> My own implementation of a reduced MIPS ISA processor on SystemVerilog

- **Canonical URL**: https://githubrepo.cloud/repo/eduardohenriquearnold/myCPU
- **GitHub Repository**: https://github.com/eduardohenriquearnold/myCPU
- **Maintainer / Creator**: https://github.com/eduardohenriquearnold
- **Discovered On**: Oct 5, 2026

---
*Indexed by GitHubRepo (https://githubrepo.cloud). Real-time open-source discovery & telemetry.*