cota/DRAMSim2
DRAMSim2: A cycle accurate DRAM simulator
Concurrency primitives, safe memory reclamation mechanisms and non-blocking (including lock-free) data structures designed to aid in the research, design and implementation of high performance concurrent systems.
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
DRAMSim2: A cycle accurate DRAM simulator
New release of the systemc libraries
Import from http://cpudb.stanford.edu/ with my own additions
HP McPAT Package