bluecmd/sim-uart
Verilog UART DPI module
A high-speed network processing platform powered by OpenRISC
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
Verilog UART DPI module
Wishbone <-> AXI converters
Fork from git://git.pengutronix.de/git/barebox.git
Das U-Boot, forked from git://openrisc.net/stefan/u-boot