benreynwar/clash-prelude
CLaSH prelude library containing datatypes and functions for circuit design
Public GitHub Catalog
Discovered Sep 26, 2026
benreynwar / fpga-sdrlib
Verilog modules for software-defined radio.
About this discovery
Public repository record indexed from GitHub. Explore verified star velocity metrics, source code repositories, and curated developer tool directories across the GitHubRepo ecosystem.
#5812896GitHub System ID
benreynwarOrganization / User
PublicVisibility
ActiveCatalog Status
More from benreynwar
benreynwar/clash-lang.github.io
The CLaSH website
benreynwar/fpga
The USRP™ Hardware Driver FPGA Repository
benreynwar/myhdl
The MyHDL development repository