basicthinker/Sexain-MemController
A simulator of a memory controller designed for hybrid DRAM+NVM.
Analyser of Quatrain's logs.
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
A simulator of a memory controller designed for hybrid DRAM+NVM.
A smartphone filesystem that provides consistency-guaranteed memory-class performance and optimized app write energy efficiency.
A simple but optimized Pin tool (Pintool) to collect memory access trace. Records are buffered and compressed before being outputted to a compact binary file.
An extensible trace analyser for Project Sestet. Simple multi-round streaming.