# Tian-Changsong/Verilog-Automatic

> Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3

- **Canonical URL**: https://githubrepo.cloud/repo/Tian-Changsong/Verilog-Automatic
- **GitHub Repository**: https://github.com/Tian-Changsong/Verilog-Automatic
- **Maintainer / Creator**: https://github.com/Tian-Changsong
- **Discovered On**: Sep 27, 2026

---
*Indexed by GitHubRepo (https://githubrepo.cloud). Real-time open-source discovery & telemetry.*