PyHDI/Pyverilog
Python-based Hardware Design Processing Toolkit for Verilog HDL
Public GitHub Catalog
Discovered Sep 29, 2026
PyHDI / PyCoRAM
Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
About this discovery
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
#14871239GitHub System ID
PyHDIOrganization / User
PublicVisibility
ActiveCatalog Status