Nepta/fsm-generator
vhdl state machine generator
A old fashioned snake made in vhdl language (for use in a DE2 board)
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
vhdl state machine generator
new C tower defense project
an application for ours management course