KorotkiyEugene/Netmaker_vc_router_syn_quartus
Router for Network-on-Chip (NoC) with Virtual Channels (VC) from Netmaker library, modified for synthesis in Quartus II
Public GitHub Catalog
Discovered Sep 29, 2026
KorotkiyEugene / LAG_sv_syn_quartus
Network-on-Chip (NoC) with Link Aggregation (LAG), modified for synthesis in Quartus II. Repo contains LAG.tcl that creates and configures Quartus II project of the NoC with LAG. In addition, gate level model of the NoC with LAG can be created and than simulated in ModelSim.
About this discovery
Public repository record indexed from GitHub. Explore verified star velocity metrics, source code repositories, and curated developer tool directories across the GitHubRepo ecosystem.
#13953497GitHub System ID
KorotkiyEugeneOrganization / User
PublicVisibility
ActiveCatalog Status
More from KorotkiyEugene
KorotkiyEugene/LAG_sv_sim_random_traffic
Synthesizable Network-on-Chip (NoC) with Link Aggregation (LAG), written in System Verilog. Implements uniform-random spatial distribution of traffic and equal number of physical links in each trunk. Intended for simulation in ModelSim.
KorotkiyEugene/LAG_sv_sim_predef_traffic_predef_links
Synthesizable Network-on-Chip (NoC) with Link Aggregation (LAG), written in System Verilog. Allows to define spatial distribution of traffic for a given application and choose number of physical links in each trunk. Intended for simulation in ModelSim.
KorotkiyEugene/LAG_Cpp_random_traffic
High-speed simulation model for Network-on-Chip with Link Aggregation written in SystemC (C++). Not synthesizable. Implements random spatial traffic pattern and equal number of physical links in each trunk