DayUpWoniu/uhd_examples
Out of tree examples to help people with USRP Verilog Development
source
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
Out of tree examples to help people with USRP Verilog Development
Public repository.
An OpenRISC based SoC platform. This work is based on git://openrisc.net/stefan/orpsoc
VHDL & C Co-Design