CastellarFrank/ArchSim
A tool to design and simulate hardware components defined using Verilog
Public GitHub Catalog
Discovered Sep 24, 2026
CastellarFrank / Trabajo_Lab_1
Este es el primer trabajo en grupo realizado en los laboratorios del día viernes de la clase de Programación 2
About this discovery
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
#2709086GitHub System ID
CastellarFrankOrganization / User
PublicVisibility
ActiveCatalog Status
More from CastellarFrank
CastellarFrank/stores_management
Tarea de Desarrollo de aplicaciones web.
CastellarFrank/AutomatonGenerator
Automaton Reader for class theory of computation
CastellarFrank/PromoToEvent
Programming Language Project