BenjaminSmith-cpe/Vic-1
A verilog implementation of Tennenbaum's MIC-1 cpu in his textbook Advanced Computer Organization.
Public GitHub Catalog
Discovered Oct 3, 2026
BenjaminSmith-cpe / cpe142TermProject
Three stage pipelined MIPS CPU in System Verilog
About this discovery
This repository is cataloged as part of our automated global GitHub synchronization. Full telemetry, velocity snapshots, and code summaries are scheduled for continuous enrichment.
#27011232GitHub System ID
BenjaminSmith-cpeOrganization / User
PublicVisibility
ActiveCatalog Status
More from BenjaminSmith-cpe
BenjaminSmith-cpe/ANTArduinoToParallel
Public repository.
BenjaminSmith-cpe/Templates-and-Snippets
A collections of useful snippets and templates
BenjaminSmith-cpe/Cereal-Hack-3
Cereal Hack III 2013