RMKD/processor_sharing
an experiment in Verilog with the 16-bit LC3 architecture. I was thinking about multi-core processing and wanted to build something that would automatically balance the processing load from four input streams. I was inspired by a paper on “Neuro” Network-On-a-Chip by Thomas Ebi, Mohammad Al Faruque and Jörg Henkel.