07adnan/Memory_architecture_for_NIDS_using_FPGA
Public repository.
Discovered public repositories for 07adnan in the GitHub catalog.
Public repository.
Division implemented using Non restoring Division
The ALU is a combinational logic unit. It takes two inputs of 16 bits wide and performs Logic and Arithmetic’s operations. There are two outputs from ALU: 32-bit output c and 7-bit Flag signals.Verilog is used for the implementation.